

# TN06007

V51RX2 migration

Rev. 02 — 5 March 2009

Technical note

## Document information

Info	Content
Keywords	89C51RX2, 89V51RX2

**Revision history**

Rev	Date	Description
02	20090305	Table 1; corrected entry point for IAP
01	20061009	Initial version.

**Contact information**

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 1. Introduction

---

This document provides information about the migration of the 89C51RX2 to the 89V51RX2 in addition to the data sheet. It's good to know the small differences between the two microcontrollers.

## 2. Differences between the C51RX2 and the V51RX2

---

The differences relevant for migration are mentioned in this tech note.

## 3. Pinning

---

The pinning of both micros is the same.

## 4. Reset

---

The 89V51RX2 has a synchronous reset. The port pins will weakly pulled after oscillator startup by the internal reset algorithm. The 89C51RX2 however forces the port pins asynchronously to their reset condition when a voltage above  $V_{il(min)}$  is applied to the reset pin. The 89C51RX2 puts the port pins faster to their initial value than the 89V51RX2.

The program will start 400msec @12Mhz after end of reset when no auto baud for entering ISP has been detected.

## 5. ALE pin

---

The ALE pin of the 89V51RX2 must have an update with a pull-up resistor (between 3k and 50kohm) in those applications where the load capacitance is larger than 30 pF during reset. Otherwise the micro might enter a test mode.

## 6. EAn pin

---

The EAn pin of the 89V51RX2 is 12 volt tolerant.

## 7. ISP mode

---

The 89V51RX2 does enter the ISP mode when auto baud character has been detected within 400 msec @12Mhz after reset


Forced entering ISP mode with PSEnN is not possible in those applications where this feature has been used. The 89V51RX2 will enter parallel mode in that case. Use the auto baud character detection instead. The programming program Flash Magic is using this method and is asking for (only) a reset before programming.

Setting the oscillator frequency is not necessary. The 89V51RX2 does respond to a "Specify Oscillator Frequency" string with a "."

The P89V51RX2 has the possibility to erase page of 128 bytes and to erase program the 6x/12x mode bit. After a reset the new mode is active. The ISP version, programmed in the P89V51RX2, can be read.

The "erase block mode" command of the 89C51RX2 will erase the total user memory. Application program should be modified to "erase page" command when this command is in use.

The 89V51 RX2 does not have a vector address mechanism like the 89C51Rx2. Customers who have their own boot routine have to update the bootrom of the P89V51RX2. If the size of the customized ISP routine is small the program can be located in block 1. Otherwise only a jump to an address in block 0 (above address 0x1FFF) has to be programmed in block 1. After clearing bit SWR (SoftWare Reset) the micro will start at address 0 of block 0. The example uses P1.0 for switching to (customized) ISP routine. The code in block 1 must be located between 0x500 and 0x1E00. Check always the hex files if these locations are free. Do not use the locations above 0x1E00. This is in use for data storage.



- Download latest version of bootrom code (hex file) from the web
- Download bootrom loader for programming block 1
- Implement ljmp to User code program in hex file
- Make user code
- Load bootrom loader in block 0
- Run bootrom loader and start Flash Magic
- Load/program bootrom code and usercode

The ISP routines of the P89V51RX use direct data memory 0x20 and 0x30 thru 0x3A. The stack starts at 0x60.

## 8. IAP mode

Table 1 shows the differences between the two micros. The application program has to be modified to the new IAP entry point and the new boot enable control bit location (FCF.0). For compatibility of watchdog the reset bit FCF.1 (SWR) should be “0” when watchdog is active.

**Table 1. Differences between 89C51RX2 and 89V51RX2**

Description	89C51RX2	89V51RX2	Remark
Boot block	0xE000-0xFFFF	0- 0x1FFF	
Boot enable bit	AUXR1.5 (enboot)	FCF.0 (BSEL)	
IAP entry address	0xFFFF0	0x1FF0	

Setting the oscillator frequency is not necessary. The 89V51RX2 does not use the information of R0 register anymore.

The 89V51RX2 has the possibility to erase page of 128 bytes and to erase program the 6x/12x mode bit. After a reset the 6x/12x mode becomes active.

The “erase block mode” command of the 89V51RX2 will erase the total user memory. Application program should be modified to one or more “erase page” commands when this command is in use.

The IAP routines of the P89V51Rx use direct data memory 0x20 and 0x30 thru 0x32.

## 9. Clock control

The peripherals (Watchdog, PCA, UART, Timers 0, 1, 2) of the 89V51RX2 cannot run on in “12 clock mode” while the CPU is running in “6 clock” mode. When the application does use this feature of the 89C51RX2 the counter and baudrate reload values have to be recalculated for the “6 clock” mode.

The control bit for switching from 6x/12x mode for the 89V51RX2 is located in register FST.3 instead of CKCON.0 for the 89C51Rx2. The application software needs to be updated.

## 10. Watchdog

---

The watchdog timer differs from the watchdog timer of the 89C51Rx2. The software has to be rewritten.

The control register WDTC (0xC0) has another address and a reload counter value has to be defined in register WDTD (0x85). Also the control differs from the 89C51RX2. Below you find a code example for the P89V51Rx2.

```
Init:
{
    WDTD= reload value ; // Reload value counter for specific period .See data sheet
    WDTC= 0x31; // 00011001 = output enabled, watchdog timer reset enabled, Start timer.
}
Main:
{
    While 1;
    {
        WDTC |= 0x02; // reset Watchdog counter
        // user program
    }
}
```

## 11. Parallel programming

---

The 89V51RX2 cannot be programmed with the same algorithm as the 89C51RX2. Please contact the programmer manufacturer for an update.

## 12. Security

---

The 89V51RX2 does have one security bit. When programmed no MOVC instruction can be executed from external memory to fetch code from internal memory .EA is latched on reset and further programming of the flash is not possible. Verify is also disabled. Code in block 1 may program block 0 and vice versa. This is the same level of security as an 89C51RX2 with all security bits programmed.

Also the serial number has to be programmed via ISP. Otherwise the Flash memory can be read via ISP despite the activation of the security bit.

## 13. Power consumption

TA= -40C to +85C;Vdd 4.5-5.5V

I supply	Unit		P89C51RX2		P89V51RX2	
	min	typ	max	min	typ	max
Active						
@12Mhz	mA			30		23
@33Mhz	mA			49.7		
@40Mhz	mA			56		50
Idle						
@12Mhz	mA			11.8		20
@33Mhz	mA			12.5		
@40Mhz	mA			15		42
Powerdown						
	uA			50		90
IAP						
@12Mhz	mA		59			70
@33Mhz	mA		89			
@40Mhz	mA		99			88

## 14. Hardware

Old applications with minimum decoupling might need an update for migration to the 89V51RX2. In general no problem are expected. A check on waveform of the Vdd of the micro is advisable.

## 15. Emulation

The P89V51RX2 does support the enhanced hooks emulation instead of the hooks emulation like the P89C51RX2. Contact your emulation manufacturer for the possibilities to update the emulation system. In practice the existing emulation system of the P89C51RX2 can be used.

## 16. Remark(s)

1. Within a short notice a new release of the ISP/IAP software, which emulates the C family ISP/IAP. The customer can download and update the software in the field.
2. P89V51RX2 with a bootrom program revision 7(for RD) and revision 3 (for RB/RC) or later will have the option to skip the startup delay of 400msec and to force the ISP mode from every selected IO pin. This can be programmed via ISP. The version number can be read via ISP.

## 17. References

---

- a. Info Product line
- b. Data sheet

## 18. Version

---

Version 0.6	Data memory use IAP/ISP added
Version 1.0	ISP and remark paragraph updated
Version 1.1	IAP entry address has been corrected
Version 1.2	Security paragraph updated.
Version 1.3	Update IAP entry address

## 19. Legal information

### 19.1 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 19.2 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 19.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

## 20. Contents

---

1.	Introduction .....	3
2.	Differences between the C51RX2 and the V51RX2.....	3
3.	Pinning .....	3
4.	Reset .....	3
5.	ALE pin.....	3
6.	EAn pin.....	3
7.	ISP mode.....	3
8.	IAP mode.....	5
9.	Clock control .....	5
10.	Watchdog.....	6
11.	Parallel programming .....	6
12.	Security .....	6
13.	Power consumption .....	7
14.	Hardware .....	7
15.	Emulation .....	7
16.	Remark(s).....	7
17.	References .....	8
18.	Version .....	8
19.	<b>Legal information .....</b>	<b>9</b>
19.1	Definitions.....	9
19.2	Disclaimers.....	9
19.3	Trademarks .....	9
20.	<b>Contents.....</b>	<b>10</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

---

© NXP B.V. 2009. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 5 March 2009  
 Document identifier: TN06007\_2

